

Project Name : PMSS
Document Name: FPGA Pin Mapping Input Analog Board
Document ID : MSPL/PMSS/FMI/AB-BRD/001
Version : 1.0
Release Date : 17-08-2026



Prepared By
SANJEEV R
(Design Engineer)

Verified By
ARAVIND M
(Design Engineer)

Appproved By
ARIVAZHAGAN R
(MD)

S.no	FPGA Package Pin no	Pin Name	Signal Port Direction
1	F5	BALERT1#	IN
2	C6	BRST1#	OUT
3	C5	BLDAC1#	OUT
4	B7	BCS1#	OUT
5	B6	BSCLK1	OUT
6	A6	BSDIO0_1	I/O
7	A5	BSDIO1_1	I/O
8	D8	BSDIO2_1	I/O
9	C7	BSDIO3_1	I/O
10	E6	BALERT2#	IN
11	E5	BRST2#	OUT
12	E7	BLDAC2#	OUT
13	D7	BCS2#	OUT
14	C4	BSCLK2	OUT
15	B4	BSDIO0_2	I/O
16	A4	BSDIO1_2	I/O
17	A3	BSDIO2_2	I/O
18	B1	BSDIO3_2	I/O
19	A1	BALERT3#	IN
20	B3	BRST3#	OUT
21	B2	BLDAC3#	OUT
22	D5	BCS3#	OUT
23	D4	BSCLK3	OUT
24	E3	BSDIO0_3	I/O
25	D3	BSDIO1_3	I/O
26	F4	BSDIO2_3	I/O
27	F3	BSDIO3_3	I/O
28	E2	BALERT4#	IN
29	D2	BRST4#	OUT
30	H2	BLDAC4#	OUT
31	G2	BCS4#	OUT
32	C2	BSCLK4	OUT
33	C1	BSDIO0_4	I/O
34	H1	BSDIO1_4	I/O
35	G1	BSDIO2_4	I/O
36	F1	BSDIO3_4	I/O
37	E1	BALERT5#	IN
38	G6	BRST5#	OUT
39	F6	BLDAC5#	OUT
40	G4	BCS5#	OUT
41	G3	BSCLK5	OUT
42	J4	BSDIO0_5	I/O
43	H4	BSDIO1_5	I/O
44	J3	BSDIO2_5	I/O
45	J2	BSDIO3_5	I/O

46	K2	BALERT6#	IN
47	K1	BRST6#	OUT
48	H6	BLDAC6#	OUT
49	H5	BCS6#	OUT
50	J5	BSCLK6	OUT
51	K6	BSDIO0_6	I/O
52	L1	BSDIO1_6	I/O
53	M1	BSDIO2_6	I/O
54	K3	BSDIO3_6	I/O
55	L3	BRST7#	OUT
56	N2	BLDAC7#	OUT
57	N1	BCS7#	OUT
58	M3	BSCLK7	OUT
59	M2	BSDIO0_7	I/O
60	K5	BSDIO1_7	I/O
61	L4	BSDIO2_7	I/O
62	L6	BSDIO3_7	I/O
63	L5	BALERT7#	IN
64	U1	BRST8#	OUT
65	V1	BLDAC8#	OUT
66	U4	BCS8#	OUT
67	U3	BSCLK8	OUT
68	U2	BSDIO0_8	I/O
69	V2	BSDIO1_8	I/O
70	V5	BSDIO2_8	I/O
71	V4	BSDIO3_8	I/O
72	R3	BALERT8#	IN
73	T3	BRST9#	OUT
74	T5	BLDAC9#	OUT
75	T4	BCS9#	OUT
76	N5	BSCLK9	OUT
77	P5	BSDIO0_9	I/O
78	P4	BSDIO1_9	I/O
79	P3	BSDIO2_9	I/O
80	P2	BSDIO3_9	I/O
81	R2	BALERT9#	IN
82	M4	BRST10#	OUT
83	N4	BLDAC10#	OUT
84	R1	BCS10#	OUT
85	T1	BSCLK10	OUT
86	M6	BSDIO0_10	I/O
87	N6	BSDIO1_10	I/O
88	R6	BSDIO2_10	I/O
89	R5	BSDIO3_10	I/O
90	V7	BALERT10#	IN
91	V6	BRST11#	OUT
92	U9	BLDAC11#	OUT
93	V9	BCS11#	OUT

94	U7	BSCLK11	OUT
95	U6	BSDIO0_11	I/O
96	R7	BSDIO1_11	I/O
97	T6	BSDIO2_11	I/O
98	R8	BSDIO3_11	I/O
99	T8	BALERT11#	IN
100	C12	BRST12#	OUT
101	B12	BLDAC12#	OUT
102	B11	BCS12#	OUT
103	A11	BSCLK12	OUT
104	F13	BSDIO0_12	I/O
105	F14	BSDIO1_12	I/O
106	D12	BSDIO2_12	I/O
107	D13	BSDIO3_12	I/O
108	B16	BALERT12#	IN
109	B17	BRST13#	OUT
110	A15	BLDAC13#	OUT
111	A16	BCS13#	OUT
112	A13	BSCLK13	OUT
113	A14	BSDIO0_13	I/O
114	B18	BSDIO1_13	I/O
115	A18	BSDIO2_13	I/O
116	E15	BSDIO3_13	I/O
117	E16	BALERT13#	IN
118	D15	BRST14#	OUT
119	C15	BLDAC14#	OUT
120	H16	BCS14#	OUT
121	G16	BSCLK14	OUT
122	F15	BSDIO0_14	I/O
123	F16	BSDIO1_14	I/O
124	H14	BSDIO2_14	I/O
125	G14	BSDIO3_14	I/O
126	E17	BALERT14#	IN
127	D17	BRST15#	OUT
128	K13	BLDAC15#	OUT
129	J13	BCS15#	OUT
130	H17	BSCLK15	OUT
131	G17	BSDIO0_15	I/O
132	J14	BSDIO1_15	I/O
133	H15	BSDIO2_15	I/O
134	C16	BSDIO3_15	I/O
135	C17	BALERT15#	IN
136	E18	BRST16#	OUT
137	D18	BLDAC16#	OUT
138	G18	BCS16#	OUT
139	F18	BSCLK16	OUT
140	J17	BSDIO0_16	I/O
141	J18	BSDIO1_16	I/O

142	K15	BSDIO2_16	I/O
143	J15	BSDIO3_16	I/O
144	K16	BALERT16#	IN
145	R11	F_nRST_ANG	IN
146	L18	F_nLE1	OUT
147	M18	F_nLE2	OUT
148	M13	FTX_EN#	OUT
149	R18	FTX_EN	OUT
150	N14	ID0	IN
151	P14	ID1	IN
152	N17	ID2	IN
153	P18	ID3	IN
154	M17	BUS_DATA0	OUT
155	N15	BUS_DATA1	OUT
156	N16	BUS_DATA2	OUT
157	P15	FP_ANG_DI	OUT
158	T14	FP_ANG_RO	IN
159	V16	BUS_DATA3	OUT
160	U17	BUS_DATA4	OUT
161	U18	BUS_DATA5	OUT
162	U16	BUS_DATA6	OUT
163	V17	BUS_DATA7	OUT
164	T11	BUS_DATA8	OUT
165	U11	BUS_DATA9	OUT
166	U12	BUS_DATA10	OUT
167	V12	BUS_DATA11	OUT
168	V10	BUS_DATA12	OUT
169	V11	BUS_DATA13	OUT
170	U14	BUS_DATA14	OUT
171	V14	BUS_DATA15	OUT
172	T9	FP_STS1_GR	OUT
173	T10	FP_STS2_YW	OUT
174	B8	FPGA_CLK	IN
175	A8	TP_CLK_TST	OUT
176	D10	RESET_SW	IN